Re: Src B200-8105 on early i5s. -- MIDRANGE-L

Subject: Re: Src B200-8105 on early i5s.
From: rob@xxxxxxxxx
Date: Mon, 12 Sep 2005 09:16:36 -0500
List-archive: <http://archive.midrange.com/midrange-l>
List-help: <mailto:midrange-l-request@midrange.com?subject=help>
List-id: Midrange Systems Technical Discussion <midrange-l.midrange.com>
List-post: <mailto:midrange-l@midrange.com>
List-subscribe: <http://lists.midrange.com/mailman/listinfo/midrange-l>, <mailto:midrange-l-request@midrange.com?subject=subscribe>
List-unsubscribe: <http://lists.midrange.com/mailman/listinfo/midrange-l>, <mailto:midrange-l-request@midrange.com?subject=unsubscribe>

I am not so sure about "Normally the P and T sides of the FSP are kept in 
sync so long as all goes well."
Often I have to "accept" the level.

Vern,
Yes, there is a difference between A,B and P,T.  But, for what each set 
does, they are comparable. 

Rob Berendt

Follow-Ups:

Re: Src B200-8105 on early i5s. , Larry Bolhuis

This mailing list archive is Copyright 1997-2026 by midrange.com and David Gibbs as a compilation work. Use of the archive is restricted to research of a business or technical nature. Any other uses are prohibited. Full details are available on our policy page. If you have questions about this, please contact [javascript protected email address].

Operating expenses for this site are earned using the Amazon Associate program and Google Adsense.